Your browser does not support JavaScript!

Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature?

  • Low input voltages
  • Cross coupling Correct
  • Gate impedance
  • Synchronous operation
Similar CPE-6356 questions